Loading…
December 14 - 15, 2021 | Virtual Event
View More Details for Open Source Summit
View More Details for Automotive Linux Summit
Register for OSS + ALS Japan

The Sched app allows you to build your schedule but is not a substitute for your event registration. You must be registered for Open Source Summit Japan + Automotive Linux Summit to participate in the sessions. If you have not registered but would like to join us, please go to the event registration page to purchase a registration.

Please note: This schedule is automatically displayed in Japan Standard Time (UTC+09:00). To see the schedule in your preferred timezone, please select from the drop-down menu to the right, above "Filter by Date." The schedule is subject to change.
Back To Schedule
Wednesday, December 15 • 14:20 - 15:10
Demystifying PCIe Performance and Tuning Parameters - Padmanabhan Rajanbabu, Samsung Semiconductor India R&D Center

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Feedback form is now closed.
PCIe is the industry standard I/O, serialized point-to-point interconnect protocol, which provides high-bandwidth scalable solution for reliable data transfer. PCIe architecture is designed to support future performance enhancements via speed upgrades and advance encoding techniques. However, the limitations of the SoC incorporating the PCIe controller hinders it from exhibiting its full potential. Factors such as Link width, Payload size, operating frequency of the SoC, Data path latency, TX/RX Buffer size etc. plays a crucial role in determining the performance of the PCIe system. SoC designers and SoC users need to deeply understand raw bit rate and various factors of PCIe technology which can impact performance. Fortunately, majority of PCIe H/W Controller designs provides S/W accessible tuning registers and performance enhancing features, thereby bringing down most of the hindrances specified earlier. Taking Synopsis DesignWare PCIe controller as example, this talk showcases some of the H/W configurations which can be tuned by the end user or system administrator using S/W utilities running in Userspace. This talk also highlights the visible performance improvements after tuning and the practicality of using tuning knobs on different PCIe based subsystems.

Speakers
PR

Padmanabhan Rajanbabu

Samsung Semiconductor India R&D Center, Samsung Semiconductor India Research
Padmanabhan has been working on Embedded Software and Firmware development for the past 5 years. He has a demonstrated history of experience working on High speed IPs (PCIe and USB) and Low speed IPs (I2C, I2S and I3C).


Wednesday December 15, 2021 14:20 - 15:10 JST
Linux Systems Theater
  Linux Systems